Definition of edge exclusion

wafer layout in which the periphery of the wafer is not used in recognition of the low yields obtained there. [1994 National Technology Roadmap for Semiconductors]