a linkage of registers in an integrated circuit with associated control mechanisms that enables the registers to be operated as a shift register in addition to their normal mode of operation. This permits the registers to be controlled and observed during test mode, greatly enhancing testability. [1994 National Technology Roadmap for Semiconductors]
Search the Dictionary
