the sum of the line width and spacing for conductors that traverse die on the upper levels of interconnect to connect blocks of functional structures on integrated circuits. [1994 National Technology Roadmap for Semiconductors]
Search the Dictionary
