an electrical interconnection structure used between a silicon integrated circuit die and package, test jig, or other die that enables a reduced contact pad pitch on the die. [1994 National Technology Roadmap for Semiconductors]
Search the Dictionary
