automatic insertion of testability features at the system level, driven by a high-level description of the system and identification of appropriate test methods for each system block. [1994 National Technology Roadmap for Semiconductors]
Search the Dictionary
